You are here:
(02 Sep 2010,
Date: 2007-11-29 Time: 11:45 Room: BBL room 471 ----+++ Speaker: Jinfeng Zhu ----+++ Title: Automatic Instruction Set Generation (thesis defense) ----+++ Abstract With the proliferation of embedded computing systems, processors are required to be specialized to different applications, yet to be also flexible. ASIPs offer a favorable tradeoff between efficiency and flexibility. In our work, we address the problem of generating the application-specific instruction set automatically, which can save lots of work for the processor designers. We search regularly occurring, computation-heavy templates in a set of applications. These templates become hardware implementation in a processor later. A set of algorithms including templates generation, templates selection, and templates isomorphism have been proposed in the paper.
ore topic actions
Topic revision: r2 - 02 Sep 2010,
Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding UUCS?